

Issued Date: Oct. 29, 2008 Model No.: V400H1 - L04 Preliminary

TFT LCD Preliminary Specification

MODEL NO.: V400H1

Ammercad Dr.	TVHD
Approved By	LY Chen

Reviewed By	QA Dept.	Product Development Div.		
Noviewed By	Kc-Ko	WT Lin		

Dropared By	LCD TV Marketing and Product Management			
Prepared By	WY Li	Alan Chang		





Preliminary

- CONTENTS -

REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 PACKAGE STORAGE 2.3 ELECTRICAL ABSOLUTE RATINGS 2.3.1 TFT LCD MODULE 2.3.2 BACKLIGHT UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTE 3.2.2 BALANCE BOARD CHARACTERISTICS	ERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	0	11
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 BALANCE BOARD UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT		12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		21
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		24
8. DEFINITION OF LABELS 8.1 CMO MODULE LABEL		28
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		29
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS 10.3 SAFETY STANDARDS		31
11. MECHANICAL CHARACTERISTICS		32

2





Preliminary

REVISION HISTORY

Version	Date	Page (New)	Section	REVISION HISTORY Description
Ver 1.0	Oct. 29,'08	All	All	Preliminary Specification was first issued.





Issued Date: Oct. 29, 2008 Model No.: V400H1 - L04 **Preliminary**

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V400H1- L04 is a 40" TFT Liquid Crystal Display module with 16-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 FHD format and can display true 16.7M colors (8-bit colors). The inverter module for backlight is built-in.

1.2 FEATURES

- -High brightness (500 nits)
- Ultra-high contrast ratio (4000:1)
- Faster response time (Gray to gray average 6.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Optimized response time for both 50/60 Hz Frame rate
- Low color shift function
- RoHS compliance

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	885.6(H) x 498.15 (V) (40" diagonal)	mm	(1)
Bezel Opening Area	891.7 (H) x 504.2 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.15375 (H) x 0.46125 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Anti-Glare coating (Haze 17%), Hard coating (3H)	-	

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	951	952	953	mm	(1)
	Vertical(V)	550	551	552	mm	(1)
Module Size	Depth(D)	45.6	46.6	47.6	mm	To PCB cover
	Depth(D)	52.2	53.2	54.2	mm	To Balance Board cover
Weight		-	9460	-	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



Issued Date: Oct. 29, 2008 Model No.: V400H1 Preliminary


2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
iteiii	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	့	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







Preliminary

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
nem	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Lamp Voltage	V_W	-	3000	V_{RMS}		

Note (1) No moisture condensation or freezing.



Issued Date: Oct. 29, 2008 Model No.: V400H1 - L04 Preliminary

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Cymbol		Value	Unit	Note		
		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Su	oply Voltage		V _{CC}	10.8	12.0	13.2	V	(1)
Power Su	pply Ripple Vo	ltage	V_{RP}	ı	ı	350	mV	
Rush Curr	ent		I _{RUSH}	ı	ı	4.5	Α	(2)
	White			ı	1.2	1.5	Α	
Power Su	oply Current	Black	I _{CC}	ı	0.6	0.7	Α	(3)
		Vertical Stripe		-	1.0	1.2	Α	
LVDS	Common Inpu	ıt Voltage	V_{LVC}	1.125	1.25	1.375	V	
Interface Terminating Resistor		R _T	-	100	-	ohm	>	
CMOS Input High Threshold Voltage		V_{IH}	2.7	-	3.3	V		
interface	Input Low Thr	eshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Vcc rising time is 470us






Issued Date: Oct. 29, 2008 Model No.: V400H1 - L04 Preliminary

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \text{ °C}$, $f_v = 60 \text{ C}$ Hz, whereas a power dissipation check pattern below is displayed.





3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

			• /	`			
Parameter	Symbol		Value	Unit	Note		
raiametei	Syllibol	Min.	Тур.	Max.	Offic	NOLE	
Lamp Voltage	V _W	-	1100	-	V_{RMS}	Ih = 10.0mA	
Lamp Current	ΙL	9.7	10	10.3	mA _{RMS}	(1)	
Louis Ctoution Voltons	Vs	ı	ı	2000	V_{RMS}	(2), Ta = 0 °C	
Lamp Starting Voltage		-	-	1600	V_{RMS}	(2), Ta = 25 °C	
Operating Frequency	Fo	30	-	80	KHz	(3)	
Lamp Life Time	L _{BL}	50,000	-	-	Hrs	10.5mA	



Issued Date: Oct. 29, 2008 Model No.: V400H1 - L04 **Preliminary**


3.2.2 BALANCE BOARD CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter		Symbol		Value	Unit	Note	
Falaii	ietei	Syllibol	Min.	Тур.	Max.	Ullit	Note
Input High	Voltage	V _(HV1/HV2)	-	1250	-	V	(2)
Protection Circuit	Supply Voltage	Vcc	10	12	14	V	
Input Co	urrent	I _{BL(HV)}	-	175	-	mArms	No Dimming
Oscillating F	requency	F _W	52.5	55.5	58.5	kHz	
Individual Lar	mp Current	ΙL	10.7	11.0	11.3	mA	H.V
Lamp Detection	High (LD)	LD	9.5	-	-	V	Normal Operation
Lamp Detection	Low (LD)	LD	ı	1	1.0	V	Lamp Connector Open
Dimming fr	requency	F _B	120	150	180	Hz	
Minimum D	outy Ratio	D _{MIN}	-	20	-	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:

Note (2) Input High Voltage Hv based on spec. +-7% tolerance.


Note (3) Asymmetric ratio must be from 90% to 110% (0.9<Ip/ $I_{rms@T/2X\!\!\!\!\!\!/\,2}$ <1.1)






Issued Date: Oct. 29, 2008 Model No .: V400H1 - L04

Preliminary








Preliminary



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





Preliminary

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	ORX0-	Odd pixel, Negative LVDS differential data input. Channel 0	
11	ORX0+	Odd pixel, Positive LVDS differential data input. Channel 0	
12	ORX1-	Odd pixel, Negative LVDS differential data input. Channel 1	
13	ORX1+	Odd pixel, Positive LVDS differential data input. Channel 1	
14	ORX2-	Odd pixel, Negative LVDS differential data input. Channel 2	
15	ORX2+	Odd pixel, Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	OCLK-	Odd pixel, Negative LVDS differential clock input	
18	OCLK+	Odd pixel, Positive LVDS differential clock input.	
19	GND	Ground	
20	ORX3-	Odd pixel, Negative LVDS differential data input. Channel 3	
21	ORX3+	Odd pixel, Positive LVDS differential data input. Channel 3	
22	N.C.	No Connection	(4)
23	N.C.	No Connection	(1)
24	GND	Ground	
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	ECLK-	Even pixel Negative LVDS differential clock input.	
33	ECLK+	Even pixel Positive LVDS differential clock input.	







Model No.: V400H1 - L04

Preliminary

Issued Date: Oct. 29, 2008

34	GND	Ground	
35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	
36	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
37	N.C.	No Connection	(1)
38	N.C.	No Connection	(1)
39	GND	Ground	
40	SCL	Use for eprom data read / write	
41	SDA.	Use for eprom data read / write	
42	N.C.	No Connection	(1)
43	WP	Bus release pin; High: Read and Write, Low/Open: Read only	
43 44	WP N.C.	Bus release pin; High: Read and Write, Low/Open: Read only No Connection	(5)
			(5)
44	N.C.	No Connection	
44	N.C. SELLVDS	No Connection LVDS Data Format Selection	(2)
44 45 46	N.C. SELLVDS N.C.	No Connection LVDS Data Format Selection No Connection	(2)
44 45 46 47	N.C. SELLVDS N.C. N.C.	No Connection LVDS Data Format Selection No Connection No Connection	(2)
44 45 46 47 48	N.C. SELLVDS N.C. N.C. N.C.	No Connection LVDS Data Format Selection No Connection No Connection No Connection	(2) (1) (5)

Note (1) Reserved for internal use. Please leave it open.

Note (2) Low: JEIDA LVDS Format, High/Open: VESA Format (default).

Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L / Open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (4) Low = Connect to GND, High = Connect to +3.3V

Note (5) Reserved for customer use.



Issued Date: Oct. 29, 2008 Model No.: V400H1

Preliminary

5.2 BACKLIGHT UNIT


The pin configuration for the housing and leader wire is shown in the table below.

CN201-CN208 (Housing): CP042ESFA00 (CVILUX)

Pin No.	Symbol	Description	Wire Color		
1	HV	High Voltage	Blue		
2	HV	High Voltage	White		

Note (1) The backlight interface housing for high voltage side is a model CP042ESFA00 (CVILUX).

The mating header on inverter part number is CP042EP1MFB-LF (CVILUX).





Preliminary

5.3 BALANCE BOARD UNIT

CN101 (Header): MDF61-4P-13V(21)(HIROSE)

Pin No.	Symbol	Description
1	HV+	CCFL high voltage
2	HV+	CCFL high voltage
3	HV-	CCFL high voltage
4	HV-	CCFL high voltage

CN201-CN208 (Header): CP042EP1MFB-LF (CviLux)

Pin No.	Symbol	Description
1	HV+	CCFL high voltage
2	HV-	CCFL high voltage

CN125 (Header): KN30-7P-1.25H (Hirose)


Pin No.	Symbol	Description					
1	VCC	Power Supply for Protection Circuit					
2	FB	Lamp Current Detected Signal (Full wave)					
3	FB	Lamp Current Detected Signal (Full wave)					
4	GND	Ground					
5	GND	Ground					
6	LD	CCFL Connector Open & Non-lighting signal					
7	LD	CCFL Connector Open & Non-lighting signal					





Preliminary

5.4 BLOCK DIAGRAM OF INTERFACE



www.panelook.com





Preliminary

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE : Data enable signal **DCLK** : Data clock signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.





Preliminary

5.5 LVDS INTERFACE

	SIG	SNAL		NSMITTER 33LVDM83A	INTERI CONNE			ECEIVER C63LVDF84A	TFT CONTROL INPUT		
	SELLVDS=H	SELLVDS= L or OPEN	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	SELLVDS=H	SELLVDS= L or OPEN	
	R0	R2	51	TxIN0			27	Rx OUT0	R0	R2	
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3	
	R2	R4	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2	R4	
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5	
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6	
	R5	R7	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7	
	G0	G2	4	TxIN7			37	Rx OUT7	G0	G2	
	G1	G3	6	TxIN8			38	Rx OUT8	G1	G3	
	G2	G4	7	TxIN9			39	Rx OUT9	G2	G4	
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5	
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6	
	G5	G7	14	TxIN14			46	Rx OUT14	G5	G7	
	В0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0	B2	
	B1	В3	19	TxIN18			51	Rx OUT18	B1	B3	
	B2	B4	20	TxIN19			53	Rx OUT19	B2	B4	
24	В3	B5	22	TxIN20			54	Rx OUT20	В3	B5	
bit	B4	В6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	В6	
	B5	B7	24	TxIN22			1	Rx OUT22	B5	B7	
	DE	DE	30	TxIN26	<i>*</i>		6	Rx OUT26	DE	DE	
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0	
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1	
	G6	G0	8	TxIN10			41	Rx OUT10	G6	G0	
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1	
	В6	В0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	В6	В0	
	В7	B1	18	TxIN17			50	Rx OUT17	В7	B1	
	RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC	
	RSVD 2	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	NC	NC	
	RSVD 3	RSVD 3	28	TxIN25			5	Rx OUT25	NC	NC	
	DO	CLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	D	CLK	
					TxCLK OUT-	RxCLK IN-					





Preliminary

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Note (1) RSVD (reserved) pins on the transmitter shall be "H" or ("L" or OPEN)





Preliminary

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

										ı		Da	ata	Sigr	nal										
	Color		1	1	Re	ed							G	reer	1					1	Βlι	ue	1		_
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	В4	ВЗ	B2	В1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	(
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Scale	:	:	:	:	:	:	:	:	:	÷	i.	:):	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:			:		:	:	:	:	:	:	:	:	:	:	:	:	
Of Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
\eu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
Scale	:	:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ocale Of	:	1	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
Green	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ار Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
olue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Preliminary

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

			•				
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	60	74	80	MHz	
LVDS Receiver Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
LVD3 Receiver Data	Hold Time	Tlvhd	600	-	-	ps	
	Frame Rate	Fr5	47	50	53	Hz	(1)
	Trame reac	Fr6	57	60	63	Hz	(2)
Vertical Active Display Term	<u>Total</u>	<u>Tv</u>	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	960	960	960	<u>Tc</u>	=
	Blank	Thb	90	140	190	Tc	-

Note (1) (ODSEL) = (H). Please refer to 5.1 for detail information.

(2) (ODSEL) = (L). Please refer to 5.1 for detail information.

INPUT SIGNAL TIMING DIAGRAM








Preliminary

LVDS RECEIVER INTERFACE TIMING DIAGRAM






Preliminary

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





Preliminary

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V _{CC}	12	V
Input Signal	According to typical v	alue in "3. ELECTRICAL	CHARACTERISTICS"
Lamp Current(HV)	IL	11.0 ± 0.3	mA
Oscillating Frequency (Balance Board)	F _W	55.5±3	KHz
Frame rate		60	Hz

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		3000	4000	•	-	(2)
Response Time		Gray to gray average		-	6.5	12	ms	(3)
Center Luminance of White		L _C		450	500	•	cd/	(4)
White Variation		δW		-	ı	1.3	-	(7)
Cross Talk		CT		_	ı	4.0	%	(5)
Color Chromaticity	Red	Rx	θ_x =0°, θ_Y =0° Viewing angle at Normal direction		0.634	Typ. + 0.03	-	(6)
		Ry		Typ. – 0.03	0.333		-	
	Green	Gx			0.267		-	
		Gy			0.604		-	
	Blue	Bx			0.150		-	
		Ву			0.064		-	
	White	Wx			0.280		-	
		Wy			0.290		-	
	Color Gamut	CG		70	72		%	NTSC
Viewing Angle	Horizontal	θ_x +	CR≥20	80	88	-	Deg	(1)
		θ_{x} -		80	88	-		
	Vertical	θ_{Y} +		80	88	-		
		θ _Y -		80	88	-		



Preliminary

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:



Issued Date: Oct. 29, 2008 Model No.: V400H1

Preliminary

The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L(5)$$

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

where L (x) is corresponding to the luminance of the point X at the figure in Note (7)

Note (5) Definition of Cross Talk (CT):


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

(a)

Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)



(b)

Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)






Issued Date: Oct. 29, 2008 Model No.: V400H1

Preliminary

Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$








Preliminary

8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V400H1-L04

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

(c) Serial ID: XX-XX-XX-YMD-L-NNNN

Code	Meaning	Description	
XX	CMO internal use	-	
XX	Revision	Cover all the change	
Х	CMO internal use	-	
XX	CMO internal use	-	
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4 Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C Day: 1 st to 31 st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U	
L	Product line #	Line 1=1, Line 2=2, Line 3=3,	
NNNN	Serial number	Manufacturing sequence of product	







9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 4 LCD TV modules / 1 Box

(2) Box dimensions: 1040(L) X 310 (W) X 640(H)

(3) Weight: approximately 47Kg (4 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method



Issued Date: Oct. 29, 2008 Model No.: V400H1

Preliminary

Sea / Land Transportation (40ft Container)



Air Transportation




Figure. 9-2 Packing method



Issued Date: Oct. 29, 2008 Model No.: V400H1

Preliminary

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 SAFETY STANDARDS


The LCD module should be certified with safety regulations as follows:

- (1) UL60950-1 or updated standard.
- (2) IEC60950-1 or updated standard.
- (3) UL60065 or updated standard.
- (4) IEC60065 or updated standard.



Preliminary


9. MECHANICAL CHARACTERISTICS



The information described in this technical specification is tentative and it is possible to be changed without prior notice. Version 1.0 Please contact CMO 's representative while your product design is based on this specification.



Preliminary



The information described in this technical specification is tentative and it is possible to be changed without prior notice. Version 1.0 Please contact CMO 's representative while your product design is based on this specification.

33